bias on jfet phaser circuit

Started by fuzzo, July 10, 2011, 12:22:24 PM

Previous topic - Next topic

fuzzo

Hi,

I'm working on a jfet phaser on my breadboard ,a regular phaser circuit (like the maestro or the MXR phase 90 ) .

i just changed the LFO ,  it's made with 2 AOP in a classic square/triangle LFO (I'm only using the triangle output)

the "phase sound" is here , I can hear it but not as clean as It'd must be. I have a big "plop" and the .

I thinks I 've an issue with Jfets and their baising. I looked at few schematic close to mine and I can see there's a trimmer to put a bias voltage (via a  resistor) on the jfet gates with the lfo output.

Could someone explain more about that bias ? (I made some research but I didn't find something really helpfull)




fuzzo